U
|
O ±d@ ã @ s¶ d dl Z d dlmZ dd e ¡ D Zeddg dd
\ZZdddd gZd
|
d d d gZg Z ernej
|
rne d¡ erej re d¡ ee Z ee Ze jje ddG dd dZdS )é N)Útargetsc C s g | ]}|r|j r|qS © )Zsimd)Ú.0Znpyv_modr r úXd:\z\workplace\vscode\pyvenv\venv\Lib\site-packages\numpy/core/tests/test_simd_module.pyÚ
|
<listcomp>
|
s r é Úu8Úu16Úu32Zu64Zs8Zs16Zs32Zs64Úf32Zf64z3could not find any SIMD extension with NPYV support©Úreasonc @ s e Zd Zej de¡dd Zej de¡dd Zdd Z ejj
|
e dd d
|
d Z ej de ¡d d Zej de¡dd Zdd Zdd ZdS )ÚTest_SIMD_MODULEÚsfxc C s4 t td| }t td| d}t||ks0td S )NÚnlanes_Úsetall_é )ÚgetattrÚnpyvÚlenÚAssertionError)Úselfr ÚnlanesÚvectorr r r Útest_num_lanes s z Test_SIMD_MODULE.test_num_lanesc C s( t td| d}|jd| ks$td S )Nr r Znpyv_)r r Ú__name__r )r r r r r r Útest_type_name! s z Test_SIMD_MODULE.test_type_namec sÈ t d¡gd \}}tD ]ª fdd}t t|d|¡ t t|d|||¡ t t|d¡ t t|ddg¡ t t|dd¡ t t|ddg¡ t t|ddgtt d d
|
|¡ qd S ) Nr r c s t t| d S )NÚ_)r r )Zintrin©r r r Ú<lambda>) ó z.Test_SIMD_MODULE.test_raises.<locals>.<lambda>ÚaddZsetallÚloadÚstoreZ reinterpret_Z_u32)r Ú
|
setall_u32Úall_sfxÚpytestÚraisesÚ TypeErrorÚ
|
ValueErrorr )r ÚaÚbZvcbr r r Ú test_raises& s z Test_SIMD_MODULE.test_raisesz8could not find a second SIMD extension with NPYV supportr c C s< t d¡}t d¡}t tt j||¡ t ttj||¡ d S )Nr )r r$ Únpyv2r& r' r( Zadd_u32)r r* Za2r r r Ú
|
test_nomix2 s
|
|
zTest_SIMD_MODULE.test_nomixc C sÆ t td| }dt|dd
> d }d}t td| |d }||ksLtt td| |g| }||g| ksvtt td| dd }||kstt td| dg| }||g| ksÂtd S )Nr r l ÿÿÿÿÿr r Úload_éÿÿÿÿ)r r Úintr )r r r ZmaxuZmaxu_72ÚlaneÚlanesr r r Útest_unsigned_overflow< s z'Test_SIMD_MODULE.test_unsigned_overflowc C s² t td| }d}t td| |d }|dks4tt td| |g| }|dg| ks^td}t td| |d }|dkstt td| |g| }|dg| ks®td S )Nr l ÿÿÿÿÿr r r0 r/ lûÿÿÿ )r r r )r r r Zmaxs_72r2 r3 Zmins_72r r r Útest_signed_overflowJ s z%Test_SIMD_MODULE.test_signed_overflowc C s0 t d¡d }|dkstt|ddks,td S )Ng¹?r r )r Z
|
setall_f32r Úround)r r r r r Útest_truncate_f32X s z"Test_SIMD_MODULE.test_truncate_f32c C sX t dtj}t |¡}|t|ks&t|t|ks6t|D ]}|| || ks:tq:d S )Nr )Úranger Z
|
nlanes_u32Zload_u32Úlistr Útuple)r Z
|
data_rangeZvdataÚir r r Ú test_compare] s
|
z Test_SIMD_MODULE.test_compareN)r Ú
|
__module__Ú __qualname__r& ÚmarkZ parametrizer% r r r, Úskipifr- r. Ú unsigned_sfxr4 Ú
|
signed_sfxr5 r7 r< r r r r r s
|
|
|
ÿ
|
|
|
r )r& Znumpy.core._simdr ÚvaluesZnpyvsr r- rA rB Zfp_sfxZsimd_f32ÚappendZsimd_f64Zint_sfxr% r? r@ r r r r r Ú<module> s
|
|
|
|
|
